Validate cross-chip data paths in multi-die packages and evaluate the impact on power, performance, and reliability.

System-level test (SLT), once used largely as a stopgap measure to catch issues missed by automated test equipment (ATE), has evolved into a necessary test insertion for high-performance processors, ...